1. Forum
  2. Fidonet
  3. COMP.ARCH.FPGA

  • Renesas has a 1 kLUT FPGA!

    From gnuarm.del...@gmail.com@3:633/280.2 to All on Mon Oct 10 15:14:35 2022
    I guess I've heard something about this before, but it must have bounced off and not sunk in. Here's the data sheet.

    SLG47910 - https://community.renesas.com/cfs-file/__key/communityserver-discussions-components-files/293/SLG47910_5F00_ds_5F00_2v3.pdf

    I guess it's not ready for production as yet.

    --

    Rick C.

    - Get 1,000 miles of free Supercharging
    - Tesla referral code - https://ts.la/richard11209

    --- MBSE BBS v1.0.8 (Linux-x86_64)
    * Origin: ---:- FTN<->UseNet Gate -:--- (3:633/280.2@fidonet)
  • From Theo@3:633/280.2 to All on Mon Oct 10 22:34:33 2022
    gnuarm.del...@gmail.com <gnuarm.deletethisbit@gmail.com> wrote:
    I guess I've heard something about this before, but it must have bounced off and not sunk in. Here's the data sheet.

    SLG47910 - https://community.renesas.com/cfs-file/__key/communityserver-discussions-components-files/293/SLG47910_5F00_ds_5F00_2v3.pdf

    I guess it's not ready for production as yet.

    What does it add to the usual CPLD offerings? I see there's some BRAM,
    which could come in handy, although 1kLUT isn't a great amount to make use
    of it. And it comes in QFN24, which is nice.

    Although it has OTP rather than flash, which makes it more of a PGA than an FPGA? You have to use an external SPI flash to allow reprogrammability,
    which means an extra chip compared with a CPLD.

    Any ideas what the design tools are like?

    Theo

    --- MBSE BBS v1.0.8 (Linux-x86_64)
    * Origin: University of Cambridge, England (3:633/280.2@fidonet)
  • From gnuarm.del...@gmail.com@3:633/280.2 to All on Tue Oct 11 02:24:05 2022
    On Monday, October 10, 2022 at 7:34:40 AM UTC-4, Theo wrote:
    gnuarm.del...@gmail.com <gnuarm.del...@gmail.com> wrote:
    I guess I've heard something about this before, but it must have bounced off and not sunk in. Here's the data sheet.

    SLG47910 - https://community.renesas.com/cfs-file/__key/communityserver-discussions-components-files/293/SLG47910_5F00_ds_5F00_2v3.pdf

    I guess it's not ready for production as yet.
    What does it add to the usual CPLD offerings? I see there's some BRAM,
    which could come in handy, although 1kLUT isn't a great amount to make use of it. And it comes in QFN24, which is nice.

    Although it has OTP rather than flash, which makes it more of a PGA than an FPGA? You have to use an external SPI flash to allow reprogrammability, which means an extra chip compared with a CPLD.

    Any ideas what the design tools are like?

    No, but they can be down loaded easily enough. If I ever connect with an FAE, I will take a look at the tools and let you know.

    --

    Rick C.

    + Get 1,000 miles of free Supercharging
    + Tesla referral code - https://ts.la/richard11209

    --- MBSE BBS v1.0.8 (Linux-x86_64)
    * Origin: ---:- FTN<->UseNet Gate -:--- (3:633/280.2@fidonet)